The Verilog to Verilog Decompiler

The Verilog to Verilog Decompiler

0xdade via YouTube Direct link

Intro

1 of 29

1 of 29

Intro

Class Central Classrooms beta

YouTube playlists curated by Class Central.

Classroom Contents

The Verilog to Verilog Decompiler

Automatically move to the next video in the Classroom when playback concludes

  1. 1 Intro
  2. 2 Overview
  3. 3 Introduction
  4. 4 Software For Hardware People
  5. 5 The Verilog 2 Verilog Decompiler
  6. 6 Why Write a Hardware Decompiler?
  7. 7 Why Verilog
  8. 8 Parsing in Software
  9. 9 Hardware for Software People 2
  10. 10 Parsing in Hardware
  11. 11 Primitives and Flipflops
  12. 12 Recompile
  13. 13 Recompiling in Software
  14. 14 Basic Blocks in software
  15. 15 Basic Blocks in Hardware
  16. 16 Graph Representation
  17. 17 Example Graph
  18. 18 Hardware for Software People 3
  19. 19 Functions in Software
  20. 20 Modules in hardware
  21. 21 Signature matching in software
  22. 22 Signature matching in hardware
  23. 23 Isomorphism Based Matching.
  24. 24 Topology Based Matching
  25. 25 Subgraph Mining
  26. 26 Signature Matching Demo
  27. 27 Hardware for software people 4
  28. 28 Software for Software People
  29. 29 Control Flow in software

Never Stop Learning.

Get personalized course recommendations, track subjects and courses with reminders, and more.

Someone learning on their laptop while sitting on the floor.